

ARISTA

7130 Platforms	Connect-Series		
Devices	7130-16G3	7130-48G3	7130-96
Description	16 port Layer 1+ Switch	48 port Layer 1+ Switch	96 port Layer 1+ Switch
SFP+ Interfaces (100M-11.3Gbps)	16	48	96
Port-to-Port Latency	4ns	4ns	6ns
RU	1	1	2
Layer 1	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
FPGA-enabled	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>
FPGA Development Standard	-	-	-
FPGA Model	-	-	-
FPGA RAM	-	-	-
FPGA Quantity	-	-	-
FPGA Ports	-	-	-
Clock	-	-	-
CPU Core	Quad-Core	Quad-Core	Quad-Core
CPU RAM	8GB RAM	8GB RAM	8GB RAM
PPS In	1	1	1
PPS Out	1	1	1
MOS Support	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
EOS Support	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
CV Support	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>



7130 Platforms	E Series	L Series								
Devices	48EH	48L	48LA	96L	96LA	32LB	48LB	48LBA	96LB	96LBA
Description	48 port Layer 1+ & FPGA Switch	48 port Layer 1+ & FPGA Switch	48 port Layer 1+ & FPGA Switch	96 port Layer 1+ & FPGA Switch	96 port Layer 1+ & FPGA Switch	32 port Layer 1+ & FPGA Switch	48 port Layer 1+ & FPGA Switch	48 port Layer 1+ & FPGA Switch	96 port Layer 1+ & FPGA Switch	96 port Layer 1+ & FPGA Switch
SFP+ Interfaces (100M-11.3Gbps)	48	48	48	96	96	32	48	48	96	96
Port-to-Port Latency	5ns	5ns	5ns	6ns	6ns	5ns	5ns	5ns	6ns	6ns
RU	1	1	1	2	2	1	1	1	2	2
Layer 1	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
FPGA-enabled	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
FPGA Development Standard	eh_central & eh_leaf	L	L	L	L	LB	LB	LB	LB	LB
FPGA Model	Xilinx Virtex® UltraScale VU9P	Xilinx Virtex® UltraScale VU7P				Xilinx Virtex® UltraScale VU9P				
FPGA RAM	-	4x8GB DDR4 2400 ECC	4x8GB DDR4 2400 ECC	4x8GB DDR4 2400 ECC	4x8GB DDR4 2400 ECC	4x8GB DDR4 2400 ECC	4x8GB DDR4 2400 ECC	4x8GB DDR4 2400 ECC	4x8GB DDR4 2400 ECC	4x8GB DDR4 2400 ECC
FPGA Quantity	1x eh_central 2x eh_leaf	1	1	1	1	1	1	1	1	1
FPGA Ports	56 central / 14 leaf	60	60	58	58	60	60	60	58	58
Clock	-	OCXO	OCXO/Atomic	OCXO	OCXO/Atomic	OCXO	OCXO	OCXO/Atomic	OCXO	OCXO/Atomic
CPU Core	Quad-Core x86	Quad-Core x86	Quad-Core x86	Quad-Core x86	Quad-Core x86	Quad-Core x86	Quad-Core x86	Quad-Core x86	Quad-Core x86	Quad-Core x86
CPU RAM	8GB RAM	8GB RAM	8GB RAM	8GB RAM	8GB RAM	8GB RAM	8GB RAM	8GB RAM	8GB RAM	8GB RAM
PPS In	1	1	1	1	1	1	1	1	1	1
PPS Out	1	1	1	1	1	1	1	1	1	1
MOS Support	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
EOS Support	**	**	**	**	**	<input type="checkbox"/>	**	**	**	**
CV Support	**	**	**	**	**	<input type="checkbox"/>	**	**	**	**

7130 Platform	E-Series	L-Series									EOS Support	MOS Support
Development Standard	eh_central	L				LB						
MetaMux	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
MetaWatch	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	**	<input checked="" type="checkbox"/>
MetaProtect	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	**	<input checked="" type="checkbox"/>
ExchangeApp	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	**	<input checked="" type="checkbox"/>
SwitchApp	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input type="checkbox"/>
MultiAccess	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	**	<input checked="" type="checkbox"/>
JTAG	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>
FDK	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	**	<input checked="" type="checkbox"/>

Santa Clara—Corporate Headquarters

5453 Great America Parkway,
Santa Clara, CA 95054

Phone: +1-408-547-5500

Fax: +1-408-538-8920

Email: info@arista.com

Ireland—International Headquarters

3130 Atlantic Avenue
Westpark Business Campus
Shannon, Co. Clare
Ireland

Vancouver—R&D Office

9200 Glenlyon Pkwy, Unit 300
Burnaby, British Columbia
Canada V5J 5J8

San Francisco—R&D and Sales Office 1390

Market Street, Suite 800
San Francisco, CA 94102

India—R&D Office

Global Tech Park, Tower A & B, 11th Floor

Marathahalli Outer Ring Road
Devarabeesanahalli Village, Varthur Hobli
Bangalore, India 560103

Singapore—APAC Administrative Office

9 Temasek Boulevard

#29-01, Suntec Tower Two
Singapore 038989

Nashua—R&D Office

10 Tara Boulevard
Nashua, NH 03062

